Prev PageHierarchyFilesModulesSignalsTasksFunctionsHelp
ABCDEFHIKLMNOPRSTUVWXYZ

Signals index

E
 en : vga : wire
 enable : segdisplay : input
F
 fifo : ps2 : reg
 fifo_data : ps2 : output
Connects up to:labkit_beta2demo:kbd:ps2out 
 fifo_empty : ps2 : output
Connects up to:labkit_beta2demo:kbd:ps2out 
 fifo_overflow : ps2 : output reg
Connects up to:labkit_beta2demo:kbd:ps2out 
 fifo_rd : ps2 : input
Connects up to:labkit_beta2demo:kbd:rd_ps2 
 flash_address : labkit_beta2demo : output
 flash_byte_b : labkit_beta2demo : output
 flash_ce_b : labkit_beta2demo : output
 flash_data : labkit_beta2demo : inout
 flash_oe_b : labkit_beta2demo : output
 flash_reset_b : labkit_beta2demo : output
 flash_sts : labkit_beta2demo : input
 flash_we_b : labkit_beta2demo : output
 font_addr : vga : wire
Connects down to:xfont:f:addr 
 font_byte : vga : wire
Connects down to:xfont:f:row 
 f_pixel : vga : wire
H
 h : vga : reg
 hblank : vga : reg
 hblankon : vga : wire
 hcount : vga : reg
 highmem : labkit_beta2demo : wire
 hreset : vga : wire
 hsync : simulate : wire
Connects down to:beta2demo:uut:hsync 
 hsync : vga : output reg
Connects up to:labkit_beta2demo:dpy:vga_out_hsync 
 hsyncoff : vga : wire
 hsyncon : vga : wire
I
 inst : beta2 : reg
Connects down to:decode:ctl:opcode 
 interrupt : beta2 : wire
Connects down to:decode:ctl:interrupt 
 interrupt : decode : output reg
Connects up to:beta2:ctl:interrupt 
 irq : beta2 : input
Connects down to:decode:ctl:irq 
Connects up to:labkit_beta2demo:cpu:irq 
 irq : decode : input
Connects up to:beta2:ctl:npc , beta2:ctl:irq 
 irq : labkit_beta2demo : wire
Connects down to:beta2:cpu:irq 
 irq_60Hz : labkit_beta2demo : wire
Connects down to:vga:dpy:irq_60Hz 
 irq_60Hz : vga : output reg
Connects up to:labkit_beta2demo:dpy:irq_60Hz 
 irq_addr : labkit_beta2demo : wire
Connects down to:beta2:cpu:xadr 
 irq_clear : vga : input
Connects up to:labkit_beta2demo:dpy:sel_60Hz 
K
 keyboard_clock : labkit_beta2demo : input
Connects down to:ps2:kbd:ps2c 
 keyboard_data : labkit_beta2demo : input
Connects down to:ps2:kbd:ps2d 
L
 latched_value : segdisplay : reg
 led : labkit_beta2demo : output
 lfsr : clock300hz : reg
 lfsr : segdisplay : reg
M
 ma : beta2 : output
Connects up to:labkit_beta2demo:cpu:ma 
 ma : labkit_beta2demo : wire
Connects down to:beta2:cpu:ma , lab9:mem:addr , vga:dpy:maddr 
 maddr : vga : input
Connects down to:xcmem:b:addrb 
Connects up to:labkit_beta2demo:dpy:ma 
 mdin : beta2 : input
Connects up to:labkit_beta2demo:cpu:mdin 
 mdin : labkit_beta2demo : reg
Connects down to:beta2:cpu:mdin 
 mdin : vga : input
Connects down to:xcmem:b:dinb 
Connects up to:labkit_beta2demo:dpy:mdout 
 mdin_sel : labkit_beta2demo : reg
 mdout : beta2 : output
Connects up to:labkit_beta2demo:cpu:mdout 
 mdout : labkit_beta2demo : wire
Connects down to:beta2:cpu:mdout , lab9:mem:din , vga:dpy:mdin 
 mdout : vga : output
Connects down to:xcmem:b:doutb 
Connects up to:labkit_beta2demo:dpy:dpyout 
 mem_next : decode : reg
 mouse_clock : labkit_beta2demo : input
 mouse_data : labkit_beta2demo : input
 msel : beta2 : wire
Connects down to:decode:ctl:msel 
 msel : decode : output reg
Connects up to:beta2:ctl:msel 
 msel_next : beta2 : wire
Connects down to:decode:ctl:msel_next 
 msel_next : decode : output wire
Connects up to:beta2:ctl:msel_next 
 mult : beta2 : wire
 mwe : beta2 : output
Connects down to:decode:ctl:mwe 
Connects up to:labkit_beta2demo:cpu:mwe 
 mwe : decode : output
Connects up to:beta2:ctl:mwe 
 mwe : labkit_beta2demo : wire
Connects down to:beta2:cpu:mwe , lab9:mem:we , vga:dpy:mwe 
 mwe : vga : input
Connects down to:xcmem:b:web 
Connects up to:labkit_beta2demo:dpy:mwe , labkit_beta2demo:dpy:sel_dpy 
 mwrite : decode : reg
 mwrite_next : decode : wire
ABCDEFHIKLMNOPRSTUVWXYZ
Next PageHierarchyFilesModulesSignalsTasksFunctionsHelp
This page: Created:Thu Dec 8 21:44:34 2005
Verilog converted to html by v2html 7.30 (written by Costas Calamvokis).Help